Table of Contents

Gauntlet [™] PCB Schematic Diagram	Sheets 1–16
Audio PCB Assembly Schematic Diagram (U.S.)	Sheet 17
Regulator/Audio III PCB Schematic Diagram (Ireland)	Sheet 18
Switching/Linear (SL) Power Supply Wiring Diagram (U.S.)	Sheet 19
Linear Power Supply Wiring Diagram (Ireland)	Sheet 20
Gauntlet Game Wiring Diagram	Sheet 21
Coin Door Wiring Diagram	Sheet 22
Gauntlet 68010 and 6502 Microprocessor Memory Maps	Sheet 23
Gauntlet Signal Name Glossary	Sheets 24–25

SP-284 1st printing



is staple temporarily holds the schematic tckage together. Remove the staple beeusing these schematics.




ATARI GAMES

© 1985 Atari Games Corporation. All rights reserved.

NOTE

In the schematics printed on Sheets 1–16 a slash (/) in front of a signal name indicates an active low signal. In the signal name glossary (printed at the end of this schematic package) these signals are overscored, e.g., COMPSYNC.




NOTICE TO ALL PERSONS
RECEIVING THIS DRAWING
CONFIDENTIAL: Reproduction forbidden without the specific written permission of Atari Games Corporation, Sunnyvale, CA. This drawing is only conditionally issued, and neither receipt nor possession thereof confers or transfers any right in, or license to use, the subject matter of the drawing or any design or technical information shown thereon, nor any right to reproduce this drawing or any part thereof. Except for manufacture by vendors of Atari Games Corporation, and for manufacture under the corporation's written license, no right is granted to reproduce this drawing or the subject matter thereof, unless by written agreement with or written permission from the corporation.



$Gauntlet^{TM}$ Game PCB**Schematic Diagram**


© 1985 Atari Games Corporation

SP-284 Sheet 1 1st printing



corporation.

SP-284 Sheet 2 © 1985 Atari Games Corporation 1st printing



74LS74

/SYSRES

/WL


EEPROM

ceipt nor possession thereof confers or transfers any right in. or license to use, the sub-ject matter of the drawing or any design or tech-nical information shown thereon, nor any right to reproduce this drawing or any part thereof. Except for manufacture by vendors of Atari Games Corporation, and for manufacture under the corporation's written license, no right is granted to reproduce this drawing or the sub-ject matter thereof, unless by written agree-ment with or written permission from the corporation.



Gauntlet™ Game PCB **Schematic Diagram**

SP-284 Sheet 3 © 1985 Atari Games Corporation 1st printing




NOTICE TO ALL PERSONS

RECEIVING THIS DRAWING
CONFIDENTIAL: Reproduction forbidden
without the specific written permission of Atari
Games Corporation, Sunnyvale, CA. This drawing is only conditionally issued, and neither receipt nor possession thereof confers or
transfers any right in, or license to use, the subject matter of the drawing or any design or technical information shown thereon, nor any right
to reproduce this drawing or any part thereof.
Except for manufacture by vendors of Atari
Games Corporation, and for manufacture under the corporation's written license, no right
is granted to reproduce this drawing or the subject matter thereof, unless by written agreement with or written permission from the
corporation.



Gauntlet™ Game PCB Schematic Diagram

SP-284 Sheet 4 ation 1st printing




Games Corporation, and for manufacture un der the corporation's written license, no right is granted to reproduce this drawing or the sub-ject matter thereof, unless by written agree-ment with or written permission from the

corporation.

Schematic Diagram


SP-284 Sheet 5 1st printing © 1985 Atari Games Corporation




© 1985 Atari Games Corporation SP-284 Sheet 6 1st printing

is granted to reproduce this drawing or the subject matter thereof, unless by written agreement with or written permission from the

corporation.






NOTICE TO ALL PERSONS
RECEIVING THIS DRAWING
CONFIDENTIAL: Reproduction forbidden
without the specific written permission of Atari
Games Corporation. Sunnyvale. CA. This drawing is only conditionally issued, and neither receipt nor possession thereof confers or
transfers any right in, or license to use, the subject matter of the drawing or any design or technical information shown thereon, nor any right
to reproduce this drawing or any part thereof.
Except for manufacture by vendors of Atari
Games Corporation, and for manufacture un-Games Corporation, and for manufacture un-der the corporation's written license, no right is granted to reproduce this drawing or the sub-ject matter thereof, unless by written agreement with or written permission from the



Gauntlet™ Game PCB Schematic Diagram

SP-284 Sheet 8 1st printing



RCLOCK .

ATARI GAMES

to reproduce this drawing or any part thereof. Except for manufacture by vendors of Atari Games Corporation, and for manufacture un-

der the corporation's written license, no right is granted to reproduce this drawing or the sub-ject matter thereof, unless by written agree-ment with or written permission from the


corporation.


- SHT 10

Schematic Diagram

© 1985 Atari Games Corporation


SP-284 Sheet 9 1st printing






NOTICE TO ALL PERSONS RECEIVING THIS DRAWING

RECEIVING THIS DRAWING
CONFIDENTIAL: Reproduction forbidden
without the specific written permission of Atari
Games Corporation, Sunnyvale, CA. This drawing is only conditionally issued, and neither receipt nor possession thereof confers or
transfers any right in, or license to use, the subject matter of the drawing or any design or technical information shown thereon, nor any right
to reproduce this drawing or any part thereof to reproduce this drawing or any part thereof. Except for manufacture by vendors of Atari Games Corporation, and for manufacture under the corporation's written license, no right is granted to reproduce this drawing or the sub-ject matter thereof, unless by written agree-ment with or written permission from the



Gauntlet™ Game PCB **Schematic Diagram**

SP-284 Sheet 11 1st printing © 1985 Atari Games Corporation




74LS86


NOTICE TO ALL PERSONS
RECEIVING THIS DRAWING
CONFIDENTIAL: Reproduction forbidden
without the specific written permission of Atari
Games Corporation, Sunnyvale, CA. This drawing is only conditionally issued, and neither receipt nor possession thereof confers or
transfers any right in, or license to use, the subject matter of the drawing or any design or technical information shown thereon, nor any right
to reproduce this drawing or any part thereof.
Except for manufacture by vendors of Atari
Games Corporation, and for manufacture under the corporation's written license, no right
is granted to reproduce this drawing or the subject matter thereof, unless by written agreement with or written permission from the
corporation.



Gauntlet™ Game PCB Schematic Diagram


SP-284 Sheet 12 oration 1st printing








corporation.

SP-284 Sheet 14 © 1985 Atari Games Corporation 1st printing










is granted to reproduce this drawing or the sub-ject matter thereof, unless by written agree-ment with or written permission from the


corporation.


ATARI

Schematic Diagram

SP-284 Sheet 16 © 1985 Atari Games Corporation 1st printing









NOTICE TO ALL PERSONS
RECEIVING THIS DRAWING
CONFIDENTIAL: Reproduction forbidden without the specific written permission of Ataricames Corporation, Sunnyvale. CA. This drawing is only conditionally issued, and neither receipt nor possession thereof confers or transfers any right in, or license to use, the subject matter of the drawing or any design or technical information shown thereon, nor any right to reproduce this drawing or any part thereof. Except for manufacture by vendors of Atari Games Corporation, and for manufacture under the corporation's written license, no right is granted to reproduce this drawing or the subject matter thereof, unless by written agreement with or written permission from the corporation.



Audio PCB Assembly Schematic Diagram (U.S.)

SP-284 Sheet 17 1st printing







NOTICE TO ALL PERSONS
RECEIVING THIS DRAWING
CONFIDENTIAL: Reproduction forbidden
without the specific written permission of Atari
Games Corporation, Sunnyvale, CA. This drawing is only conditionally issued, and neither receipt nor possession thereof confers or
transfers any right in, or license to use, the subject matter of the drawing or any design or technical information shown thereon, nor any right
to reproduce this drawing or any part thereof.
Except for manufacture by vendors of Atari
Games Corporation, and for manufacture under the corporation's written license, no right
is granted to reproduce this drawing or the subject matter thereof, unless by written agrement with or written permission from the
corporation.


Switching/Linear (SL) Power Supply Wiring Diagram (U.S.)

SP-284 Sheet 19 © 1985 Atari Games Corporation 1st printing

ATARI







NOTICE TO ALL PERSONS
RECEIVING THIS DRAWING
CONFIDENTIAL: Reproduction forbidden without the specific written permission of Atari Games Corporation, Sunnyvale, Ca. This drawing is only conditionally issued, and neither receipt not possession thereof confers or transfers any right in, or license to use, the subject matter of the drawing or any design or technical information shown thereon, nor any right to reproduce this drawing or any part thereof. Except for manufacture by vendors of Atari Games Corporation, and for manufacture under the corporation is written license, no right is granted to reproduce this drawing or the subject matter thereof, unless by written agreement with or written permission from the corporation. corporation.



Coin Door Wiring Diagram

SP-284 Sheet 22 1st printing

Gauntlet[™] 68010 Memory Map

FUNCTION	ADDRESS	R/W	DATA
Program ROM/Operating System Program ROM/SLAPSTIC Program ROM/Main Spare RAM	000000-00FFFF 038000-03FFFF 040000-07FFFF 800000-801FFF	R R R R/W	D0-D15 D0-D15 D0-D15 D0-D15
EEPROM	802001-802FFF	R/W	D7-D0
Player 1 Input (see detail below) Player 2 Input Player 3 Input Player 4 Input	803001 803003 803005 803007	R R R R	D0-D71 D0-D7 D0-D7 D0-D7
Player Inputs: Joystick Up Joystick Down Joystick Left Joystick Right Spare Spare Fire Magic/Start			D7 D6 D5 D4 D3 D2 D1
VBLANK (Active Low) Output/Buffer Full (@ 803170) (Active High) Input/Buffer Full (@ 80300F) (Active High) Self-Test (Active Low)	803009 803009 803009 803009	R R R R	D6 D5 D4 D3
Read Sound Processor (6502)	80300F	R	D0-D7
Watchdog (128 msec. timeout)	803100	W	XX
LED-1 (Low On) LED-2 (Low On) LED-3 (Low On) LED-4 (Low On) Sound Processor Reset (Low Reset)	803121 803123 803125 803127 80312F	W W W W	D0 D0 D0 D0 D0
VBlank Acknowledge Unlock EEPROM Write Sound Processor (6502)	803140 803150 803171	W W W	xx xx D0-D7
Playfield RAM Motion Object Picture Motion Object Horizontal Position Motion Object Vertical Position Motion Object Link Spare RAM Alphanumerics RAM	900000-901FFF 902000-9027FF 902800-902FFF 903000-9037FF 903800-903FFF 904000-904FFF 905000-905FFF	R/W R/W R/W R/W R/W R/W	D0-D15 D0-D15 D0-D15 D0-D15 D0-D15 D0-D15 D0-D15
Playfield Vertical Scroll Playfield ROM Bank Select	905F6E, 905F6F 905F6F	R/W R/W	D7-D15 D0, D1
Color RAM Alpha Color RAM Motion Object Color RAM Playfield Shadow Color RAM Playfield Color RAM (Spare)	910000-9101FF 910200-9103FF 910400-9104FF 910500-9105FF 910600-9107FF	R/W R/W R/W R/W	D0-D15 D0-D15 D0-D15 D0-D15 D0-D15
Playfield Horizontal Scroll	930000, 930001	W	D0-D8

NOTE

All addresses can be accessed in byte or word mode.

Gauntlet[™] 6502 Memory Map

FUNCTION	ADDRESS	R/W	DATA
Program RAM	0000-0FFF	R/W	D0-D7
Write 68010 Port (Output Buffer)	1000	W	D0-D7
Read 68010 Port (Input Buffer)	1010	R	D0-D7
Audio Mix:			
Speech Mix	1020	W	D5-D7
Effects Mix	1020	W	D3, D4
Music Mix	1020	W	D0-D2
Coin 1 (Left)	1020	R	D3
Coin 2	1020	R	D2
Coin 3	1020	R	D1
Coin 4 (Right)	1020	R	D0
Data Available (@ 1010) (Active High)	1030	R	D7
Output Buffer Full (@ 1000) (Active High)	1030	R	D6
Speech Ready (Active Low)	1030	R	D5
Self-Test (Active Low)	1030	R	D4
Music Reset (Low Reset)	1030	W	D7
Speech Write (Active Low)	1031	W	D7
Speech Reset (Active Low)	1032	W	D7
Speech Squeak (Low = 650KHz Clock)	1033	W	D7
Coin Counter Right (Active High)	1034	W	D7
Coin Counter Left (Active High)	1035	W	D7
Effects	1800-180F	R/W	D0-D7
Music	1810–1811	R/W	D0-D7
Speech	1820	W	D0-D7
Interrupt Acknowledge	1830	R/W	XX
Program ROM (48k bytes)	4000-FFFF	R	D0-D7

NOTICE TO ALL PERSONS
RECEIVING THIS DRAWING
CONFIDENTIAL: Reproduction forbidden without the specific written permission of Mari Games Corporation, Sunmyvale, Ca. This drawing is only conditionally issued, and neither receipt nor possession thereof confers or transfers any right in, or license to use, the subject matter of the drawing or any design or technical information shown thereon, nor any right to reproduce this drawing or any part thereof. Except for manufacture by vendors of Atari Games Corporation, and for manufacture in der the corporation's written license, no right is granted to reproduce this drawing or the subject matter thereof, unless by written agreement with or written permission from the corporation.



Gauntlet 68010 and 6502 **Microprocessor Memory Maps**

SP-284 Sheet 23 1st printing

© 1985 Atari Games Corporation

Gauntlet Signal Name Glossary

Gauntlet Signal Name Glossary, continued

2.5V	2.5 volts audio amplifier reference	COIN	Coin input buffer chip select	HSIZ0-HSIZ2	Motion object horizontal size	$\overline{\text{MIX}}$	Latch audio mix data
+ 5AUD	5 volts audio amplifier reference	COIN1-L, COIN2,	Four coin switch inputs	HSYNC, HSYNC	Horizontal sync output	MO/PF	Motion object or playfield picture select
10.3V	Power-on-reset control voltage	COIN3, COIN4-R	•	INPUT	68010 miscellaneous inputs buffer select	MOHI, MOLO	Motion object RAM chip selects
+ 12V	+ 12 volts regulated	COMPSYNC	Negative composite sync output	INT0-INT3	Color intensity RAM data	MOSR0-MOSR3	Motion object pixel data, before the line
+ 15V	+ 15 volts unregulated	CRA0-CRA9	Color RAM address	IOUT0-IOUT3	Intensity latched digital video output		buffers
– 15V	- 15 volts unregulated	CRAM, CRAM	68010 address decode for color RAM	LATCH	68010 miscellaneous latched outputs chip	MOSR4-MOSR7	Motion object pixel palette data, before the
– 5V	– 5 volts regulated	CRAMWR	Color RAM write enable		select		line buffers
1Н-256Н	Screen horizontal address counter chain	D0-D15	68010 data bus, unbuffered	LAUD	Summed left channel audio	MPIC0-MPIC7	The lower 8 bits of the motion object pic-
1V-128V	Screen vertical address counter chain	DOWN-1-	Joystick down switch inputs, players 1-4	LBA0-LBA8	Line buffer "A" address bus	MONO MONO	ture address
$\overline{4}\overline{H}$	Inverted 4H signal	DOWN-4		LBB0-LBB8	Line buffer "B" address bus	MPX0-MPX7	Motion object pixel data, after the line buffers
$4HD3, \overline{4HD3}$	4H signal delayed three clock cycles	EEPROM	Electrically erasable PROM chip select	LBCKF	Line buffer clock inverted phase	MREFL	Motion object stamp horizontal flip state
4HDD	4H signal delayed two clock cycles	END	Current motion object finished	LBCKR	Line buffer clock	MUSIC	Music chip select
4HDL	4H signal delayed one clock cycle	FCLOCK	System clock inverted phase	LBDA0-LBDA7	Line buffer "A" data bus	NEWMO	Start a new motion object
68KBUF	68010 output buffer full (to 6502)	FIRE-1-FIRE-4	Fire switch inputs, players 1–4	LBDB0-LBDB7	Line buffer "B" data bus	NXL, \overline{NXL}	Next line
A1-A23	68010 address bus unbuffered	FLBA	Line buffer "A" fill control	LDA	Load line buffer "A" address counters	$(\overline{NXL^*})$	NXL one clock cycle early
ACS	"A" line buffer RAMs chip select	FLBB	Line buffer "B" fill control	LDAB	Load line buffer "A" or "B" address	NXLDL	NXL delayed one clock cycle
ALC3, ALC4	Alphanumerics palette data bits 3 and 4	GCS0-GCS5	Graphics ROMs chip select		counters	PF1LD-PF256LD	Latched playfield horizontal scroll data
ALHI, ALLO	Alphanumerics RAM chip selects	GLD	Graphics load (to SLAGS chips)	LDB	Load line buffer "B" address counters	PF1V-PF256V	Playfield vertical address counter chain
APIXO, APIX1	Alphanumerics pixel data	GND	System ground	LDS	68010 lower data strobe	PF8H-PF256H	Playfield horizontal address counter chain
\overline{AS}	68010 address strobe	GOUT0-GOUT3	Green latched digital video output	LED1-LED4	LED outputs, players 1–4	PFBANKO,	Playfield picture bank select
AUDIO-L,	Left and right audio outputs (5V peak-to-	GP0-GP14	Graphics picture address	LEFT-1-LEFT-4	Joystick left switch inputs, players 1–4	PFBANK1	They have please built before
AUDIO-R	peak)	GP1V, GP2V, GP4V	Graphics picture stamp sub-address	LINK	Latch motion object link data	PFHI, PFLO	Playfield RAM chip selects
B02	6502 buffered phase 2 (Φ 2)	GPEN	Graphics picture enable	LMPD	Stop motion object processing for line buffer changeover	PFHST	Playfield scroll control
BAS	Buffered address strobe (see \overline{AS})	GREEN	Green analog video output	LNK0-LNK9	Motion object link data	PFSR0-PFSR3	Playfield pixel data, before PFHS
BCS	"B" line buffer RAMs chip select	GREEN GRH/L	Graphics ROM high/low select (A14 on a	MA1-MA14	68010 address bus buffered	PFSR4-PFSR6	Playfield pixel palette data, before PFHS
BLU0-BLU3	Blue color RAM data	GM1/L	27256)	MATCH	Motion object H and V data matches cur-	PFX0-PFX6	Playfield pixel data after PFHS
BLUE	Blue analog video output	GRN0-GRN3	Green color RAM data	MAICH	rent playfield position	PICST0-PICST7	Motion object picture start address
BOUT0-BOUT3	Blue latched digital video output	H03	Alphanumerics load (to shift registers)	MATCHDL	Previous MATCH state	PICT	Latch motion object picture data
BR/W	68010 read/write control, buffered	HFLP	Graphics stamp horizontal flip	MBUS	68010 "M" data bus buffers enable	PICTDL	PICT delayed one clock cycle
BUFCLR	Swap "A" and "B" line buffers, clear line	HORZ	Latch motion object horizontal data and	MC0, MC1	Motion object parameter control select	PKAUD	Effects chip audio
BW/\overline{R}	buffer counter chain		palette data	MCEN	Motion object parameter control enable	PL1-PL4	Player input chip selects, players 1-4
	68010 read/write inverted, buffered	HORZDL,	HORZ delayed one clock cycle	MCKF	Master clock, inverted phase	PM0-PM2	Effects audio mix control bits
CA5, CA7	Color RAM address bits 5 and 7	HORZDL		MCKR	Master clock	POKEY	Effects chip select
CCTR1, CCTR2	Coin counter outputs 1 and 2.	HPOS0-HPOS8	Motion object horizontal position data	MD0-MD15	68010 "M" data bus	PR1-PR6	Pull-up resistors
CLRA	Clear line buffer "A" address counters	HSCRLD	Latch playfield horizontal scroll data	MFLP	Motion object horizontal flip parameter	R/\overline{W}	68010 read/write control, unbuffered
CLRB	Clear line buffer "B" address counters				The second secon		

NOTE

In this signal name glossary all active-low signals are overscored, e.g., COMPSYNC. In the schematics printed on Sheets 1-16 a slash (/) in front of a signal name indicates an active-low signal.

NOTICE TO ALL PERSONS
RECEIVING THIS DRAWING
CONFIDENTIAL. Reproduction forbidden without the specific written permission of Atari Games Corporation, Sunnyvale, Ca. This drawing is only conditionally issued, and neither receipt nor possession thereof confers or transfers any right in or license to use, the subject matter of the drawing or any design or technical information shown thereon, nor any right to reproduce this drawing or any part thereof. Except for manufacture by vendors of Atari Games Corporation, and for manufacture under the corporation's written license, no right is granted to reproduce this drawing or the subject matter thereof, unless by written agreement with or written permission from the corporation.



Gauntlet Signal Name Glossary

> SP-284 Sheet 24 1st printing

Gauntlet Signal Name Glossary, continued

SM0-SM2

Speech audio mix control bits

RAMO, RAM1	68010 working RAM chip selects	SNDBUF	6502 output buffer full (to 68010)	VBUS	68010 "V" bus enable (for video RAM)
RAUD	Summed right channel audio	SNDINT	68010 interrupt from 6502	VCC	System V_{cc} (5 volts regulated)
RCLOCK	System clock	SNDIRQ	6502 4-millisecond interrupt	VCPU	68010-to-video-RAM synchronization
RD0-RD15	68010 ROM data bus	SNDNMI	6502 non-maskable interrupt		control
RD68K	6502 read 68010 output buffer	SNDRD	68010 read buffer from 6502	VERT	Latch motion object vertical data and size
RED	Red analog video output	SNDRES	6502 master reset (controlled by 68010)		data
RED0-RED3	Red color RAM data	SNDWR	68010 write to output buffer (to 6502)	VERTDL, VERTDL	VERT delayed one clock cycle
RIGHT-1-	Joystick right switch inputs, players 1-4	SOD	Serial output data	VERTBE	Video blank (horizontal and vertical blank
RIGHT-4		SPHRDY	Speech chip ready	VIDDLANK	mixed)
ROM	68010 ROM data bus enable	SPHRES	Speech chip reset	VMATCH	Motion object vertical parameter matches
ROM0-ROM4	68010 program ROM chip selects	SPHWR	Speech chip write		current playfield vertical position
ROMH/L	68010 program ROM high/low select (A14	SQUEAK	Speech chip operating frequency control	VOICE	Speech chip select
POUTO POUT	on a 27256)	SRD	6502 read phase	VPOS0-VPOS8	Motion object vertical position data
ROUTO-ROUT3	Red latched digital video output	START-1-START-4	Start switch inputs, players 1–4	VRAO-VRA11	Video RAM address bus
SA0-SA15	6502 address bus unbuffered	STEST	Self-test switch input	VRAM	68010 address decode for video RAM
SBA0-SBA13	6502 buffered address bus	SWR	6502 write phase	VRAMRD	68010 read from video RAM
SBD0-SBD7	6502 buffered data bus	SYSRES	System reset (power up)	VRAMWE	68010 write to video RAM
SBR/W	6502 buffered read/write control	UDS	68010 upper data strobe	VRD0-VRD15	Video RAM data bus, unbuffered
SBW/R	6502 buffered read/write control inverted	UNLOCK	EEPROM write enable control	VRDTACK	Video RAM to 68010 data acknowledge
SD0-SD7	6502 data bus unbuffered	UP-1-UP-4	Joystick up switch inputs, players 1–4	VSIZ0-VSIZ2	Motion object vertical size parameter
SELFTEST	Self-test switch input test pad	VASO, VAS1	Video RAM address control	VSYNC, VSYNC	Vertical sync
SID	Serial input data	(VASO*), (VAS1*)	VAS0 and VAS1 before being latched	$\overline{ ext{WDOG}}$	Watchdog control
SIORD	6502 miscellaneous input read control	VBD0-VBD15	Video RAM buffered data bus	$\overline{ m WH}$	68010 write high byte
SIOWR	6502 output latch control	VBKACK	Vertical blank interrupt acknowledge	$\overline{\mathrm{WL}}$	68010 write low byte
SIRQACK	6502 interrupt acknowledge	VBKINT	Vertical blank interrupt	WR68K	6502 write to output buffer (to 68010)
SLAPSTK	SLAPSTIC chip select	VBLANK	Vertical blank	YAMRES	Music chip reset
SM0-SM2	Speech audio mix control bits				

YM0-YM2

ZREF

Music audio mix control bits

Intensity reference for video output

NOTICE TO ALL PERSONS
RECEIVING THIS DRAWING
CONFIDENTIAL. Reproduction forbidden without the specific written permission of Atari Games Corporation, Sunnyvale, CA. This drawing is only conditionally issued, and neither receipt nor possession thereof confers or transfers any right in, or license to use, the subject matter of the drawing or any design or technical information shown thereon, nor any right to reproduce this drawing or any part thereof. Except for manufacture by vendors of Atari Games Corporation, and for manufacture under the corporation's written license, no right is granted to reproduce this drawing or the subject matter thereof, unless by written agreement with or written permission from the corporation.



Gauntlet Signal Name Glossary, continued

Gauntlet[™] Signal Name Glossary, Continued

© 1985 Atari Games Corporation

SP-284 Sheet 25 1st printing